


L'Université est une chance

#### Smalltalk Debug Lives in the Matrix

#### Loïc Lagadec, Damien Picard Loic.lagadec@univ-brest.fr









## What Matrix?


"Flexible" hardware Time to market

#### Specific languages Specific tools

Performances still requires manual tuning

EE skills required


L'Université est une chance



Hard to program


## State of the art debugging

#### Simplifying Xilinx and Altera FPGA Debug



#### Debug Your FPGA Design At Full Speed

Solutions such as FPGAView<sup>™</sup> enable you to instantly move probe points within your Xilinx and Altera FPGAs without the need to recompile your design. Plus the ability to correlate internal FPGA signal activity to board-level signals can make the difference between hitting your schedule and missing your time-to-market window.





### Touching the void

Simplifying Xilinx and Alte

## Huge challenge

SMALL ALK

#### Debug Your FPGA Design At Full Speed

Solutions such as FPGAView™ enable you to insta FPGAs without the need to recompile your design, activity to board-level signals can make the different time-to-market window.

### Meet in the middle








## Debug silver bullet

- Observability
- Controlability
- Abstract analysis
- Fast changes







- Time to market
- Multiple runs
- Long cycles
- Simulation is not enough



## Debug silver bullet

- Observability
- Controlability
  - Abstract analysis
  - Fast changes






#### **Operate at-speed**

### Keep your speed-up alive



Multiple runs prohibit any over time penalty









#### Operate in-situ


## Because only HW brings speed-up









### Debugging facilities are circuits








#### Observe and monitor



#### You cannot watch everything






### Abstract analysis: semantic needed

## From information to knowledge



#### Signals vs Variables, etc.


## Composite pattern, polymorphism, etc.





#### From a technical point of view


Synthesis





#### Implementation in hardware

From D. Picard's ESUG 2009 talk










#### Take control



#### Become a time traveller







## Smalltalk debugger

- Just fit approach
- Run code and catch exception
- Code hot replacement, variable update, etc.
- Step on or resume execution
- Possible rollback
- Multiple runs
- Become a time traveller Breakpoints update, earlier exception
- Same conceptual behavior




#### Dodge bullets




#### Once the time has stopped

#### ... just operate !







## **Bullet time explained**




## **Conditional probes**

- Conditional probes offer the controlabily that lacks in commercial tools
- Observability can be gained at the cost of adding some variable look-up wires
- But also using vendor's tool such as Chipscope









### Abstract analysis


Encapsulate circuit modules as smalltalk blocks

- Enables soft and hard objects to communicate
- Delivers the power of Sunit to hardware






#### Characterization tests & SUnit





# How Many matrix?


×
Pox





- HLS (Biniou) offers a path from HL languages to circuits
- Vendors tools offer observability
- Red Pill offers controlability
- Object encapsulation offers abstract analysis and polymorphism.

Smalltalk debug definitively lives in the Matrix





#### Thank you for your attention

キンプショアムかや台水手像れるロロ2年~2
Hy Hy M + + + + + + + + + + + + + + + + + +
日本 日
ゆくゆらたなのらからかっ世とロムメ由や参加主人
×90×9016日2半×90ま日ます
## Q# # Q - O 20 4 4 4 5 4 8 8 - 8 6 # 6 6 4 Q 4 8 0 4 0 4 0 4 8 0 4 0 4 8 0 4 0 4 8 0 4 0 4
Rel ISAL ATA ALL OGOX 39 I
BIST CVIDIAN ROTRON
LTX48LBXBTXT CALCTT
SUV.
NX RNX IV SON - D = I T T T T T T T T T T T T T T T T T T
HORN BURNERS 48468 NEW OFON AL
000%#S4417610#45#54##4414
Ventar bentations
#X7 #X7 127 ± 9 # 1020 4 8 # 212 4 # 2 X 4 # 2 X 4 0 10
- WE-Ward- Baya
0.000
ムトトキムメメのマロロのようか大くの木くの
0-0-
NV RND REPROVES NV V 4 4 1
A へんしょ 山中 下の あため 手由目の 大き よ口目をする たらのより

http://stiff.univ-brest.fr/BINIOU